It appears you have JavaScript disabled within your browser. Some functions on this page will not work unless you log in.

See an Error?

STGAP2SICSANCTR

Name: STMicroelectronics STGAP2SICSANCTR
Brand: STMicroelectronics
SKU: 511-STGAP2SICSANCTR
Price: 160.95 INR
Availability: InStock

Images are for reference only
See Product Specifications

Mouser No:

511-STGAP2SICSANCTR

Mfr. No:

STGAP2SICSANCTR

Mfr.:

STMicroelectronics

Description:

Galvanically Isolated Gate Drivers Galvanically isolated 4 A single gate driver for SiC MOSFETs

Complete Your Design

Datasheet:

STGAP2SICSANCTR Datasheet (PDF)

ECAD Model:

Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

More Information

Learn more about STMicroelectronics STGAP2SICSANCTR

In Stock: 2,306

Stock:: 2,306

Can Dispatch Immediately

An unexpected error occurred. Please try again later.
On Order:: 2,490
Factory Lead Time:: 25

Weeks Estimated factory production time for quantities greater than shown.

Long lead time reported on this product.

Enter Quantity:

Minimum: 1 Multiples: 1

Unit Price:

₹-.--

Ext. Price:

₹-.--

Est. Tariff:

Packaging:

Full Reel (Order in multiples of 2500)

Cut Tape

MouseReel™ (+₹475.00)

Pricing (INR)

Qty.	Unit Price	Ext. Price
Cut Tape / MouseReel™ ^†
	₹160.95	₹160.95
	₹119.19	₹1,191.90
	₹107.88	₹2,697.00
	₹96.57	₹9,657.00
	₹91.35	₹22,837.50
	₹90.48	₹45,240.00
	₹89.61	₹89,610.00
Full Reel (Order in multiples of 2500)
	₹81.43	₹2,03,575.00
	₹79.61	₹3,98,050.00

† A MouseReel™ fee of ₹475.00 will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable. ↩

.hidden-for-nojs { display: none; } .pull-right-nojs { justify-content: flex-end; }

Product Attribute	Attribute Value	Select Attribute
Manufacturer:	STMicroelectronics
Product Category:	Galvanically Isolated Gate Drivers
RoHS:
Mounting Style:	SMD/SMT
Package/Case:	SO-8
Number of Channels:	1 Channel
Isolation Voltage:	2830 Vrms
Minimum Operating Temperature:	- 40 C
Maximum Operating Temperature:	+ 150 C
Propagation Delay - Max:	95 ns
Rise Time:	30 ns
Fall Time:	30 ns
Qualification:	AEC-Q100
Packaging:	Reel
Packaging:	Cut Tape
Packaging:	MouseReel
Brand:	STMicroelectronics
Configuration:	Single
Country of Assembly:	Not Available
Country of Diffusion:	Not Available
Country of Origin:	TW
Features:	AEC-Q100 Qualified
Input Voltage - Max:	5.25 V
Input Voltage - Min:	3.1 V
Logic Type:	Rail to Rail
Maximum Continuous Output Current:	4 A
Maximum Turn-Off Delay Time:	95 ns
Maximum Turn-On Delay Time:	95 ns
Moisture Sensitive:	Yes
Number of Drivers:	1
Number of Outputs:	1 Output
Output Current:	4 A
Product:	Gate Drivers
Product Type:	Gate Drivers
Rds On - Drain-Source Resistance:	1.12 Ohms
Factory Pack Quantity:	2500
Subcategory:	PMIC - Power Management ICs
Supply Voltage - Max:	5.25 V
Supply Voltage - Min:	3.1 V
Technology:	SiC
Type:	Galvanically Isolated Gate Drivers

Products found:

To show similar products, select at least one checkbox

Select at least one checkbox above to show similar products in this category.

Attributes selected: 0

Filter Document:

Datasheet

STGAP2SICSANCTR Datasheet (PDF)

PCN

Product Change Notification 2025-5-3 (PDF)

This functionality requires JavaScript to be enabled.

CNHTS:: 8542399000
CAHTS:: 8542390000
USHTS:: 8542390090
MXHTS:: 8542399999
ECCN:: EAR99

STGAP2SICS Single Gate Drivers

STMicroelectronics STGAP2SICS Single Gate Drivers provide galvanic isolation between the gate driving channel, low voltage control, and interface circuitry. The gate drivers are characterized by 4A capability and rail-to-rail outputs, making the devices suitable for mid and high-power applications such as power conversion and motor driver inverters in industrial applications. The device is available in two different configurations. The configuration with separated output pins (STGAP2SICSTR) allows users to optimize turn-on and turn-off using dedicated gate resistors independently. The configuration featuring a single output pin and Miller CLAMP function (STGAP2SICSCTR) prevents gate spikes during fast commutations in half-bridge topologies. Both configurations provide high flexibility and a bill of material reduction for external components.