It appears you have JavaScript disabled within your browser. Some functions on this page will not work unless you log in.

See an Error?

SATA3H-CPUless-IP-VUP

Name: Design Gateway SATA3H-CPUless-IP-VUP
Brand: Design Gateway
SKU: 408-CPULESS-IP-VUP
Price: 3496883.22 INR
Availability: OutOfStock

Images are for reference only
See Product Specifications

Mouser No:

408-CPULESS-IP-VUP

Mfr. No:

SATA3H-CPUless-IP-VUP

Mfr.:

Design Gateway

Description:

Development Software CPU less SATA Host IP core for Xilinx Virtex UltraScale+

Datasheet:

SATA3H-CPUless-IP-VUP Datasheet (PDF)

More Information

Learn more about Design Gateway SATA3H-CPUless-IP-VUP

Shipping Alert:

This item may require additional fees and documentation. Customs delays may also occur.

Availability

Stock:: Software license keys will be delivered via email.

Enter Quantity:

Minimum: 1 Multiples: 1

Unit Price:

₹-.--

Ext. Price:

₹-.--

Est. Tariff:

Pricing (INR)

Qty.	Unit Price	Ext. Price
	₹34,96,883.22	₹34,96,883.22

.hidden-for-nojs { display: none; } .pull-right-nojs { justify-content: flex-end; }

Product Attribute	Attribute Value	Select Attribute
Manufacturer:	Design Gateway
Product Category:	Development Software
Delivery Restrictions:	This item may require additional fees and documentation. Customs delays may also occur.
Product:	IP Core - SATA3H-CL
For Use With:	Xilinx Virtex UltraScale+
Brand:	Design Gateway
Country of Assembly:	Not Available
Country of Diffusion:	Not Available
Country of Origin:	Not Available
Product Type:	Development Software
Subcategory:	Embedded Solutions

Products found:

To show similar products, select at least one checkbox

Select at least one checkbox above to show similar products in this category.

Attributes selected: 0

Filter Document:

Datasheet

SATA3H-CPUless-IP-VUP Datasheet (PDF)

SATA3 Host CPUless IP Core

Design Gateway SATA3 Host CPUless IP Core is designed to be an all-in-one system containing the application, transport, and link layers in one IP. This helps the connection with the PHY layer implemented by the transceiver without CPU and DDR usage. The SATA Physical layer is designed using an HDL code to control the transceiver following the SATA protocol. The interface module is connected between the SATA3H-CL IP and the SATA device. This SATA3 IP core PHY is provided in the reference design in the release stuff for the IP customer. The SATA3 host IP core features a dgIF typeS user interface that is very easy to access and comes with a control and data interface.